eddy/tsys01
1
0
Fork 0
mirror of https://github.com/eddyem/tsys01.git synced 2026-03-21 01:00:57 +03:00
Code Issues Packages Projects Releases Wiki Activity

add starting code for controller board

Browse Source
This commit is contained in:
eddyem
2018-06-07 11:31:44 +03:00
parent 5741d2d2a7
commit cba53e39a5
17 changed files with 5727 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
STM32/TSYS_controller/2DO Normal file
View File

@@ -0,0 +1,5 @@
- CAN bus: PB8 (Rx), PB9 (Tx)
- USB bus: PA11 (DM), PA12 (DP)
- ADC inputs: PA0 (V12/4.93), PA1 (V5/2), PA3 (I12 - 1V/A), PA6 (V3.3/2)
- controller CAN address: PA13..PA15 (0..2 bits); 0 - master, other address - slave