mirror of
https://github.com/eddyem/tsys01.git
synced 2025-12-06 10:35:14 +03:00
102 lines
1.7 KiB
INI
102 lines
1.7 KiB
INI
update=Пн 10 июн 2019 14:56:50
|
|
version=1
|
|
last_client=kicad
|
|
[cvpcb]
|
|
version=1
|
|
NetIExt=net
|
|
[general]
|
|
version=1
|
|
[schematic_editor]
|
|
version=1
|
|
PageLayoutDescrFile=
|
|
PlotDirectoryName=
|
|
SubpartIdSeparator=0
|
|
SubpartFirstId=65
|
|
NetFmtName=
|
|
SpiceForceRefPrefix=0
|
|
SpiceUseNetNumbers=0
|
|
LabSize=60
|
|
[eeschema]
|
|
version=1
|
|
LibDir=
|
|
[pcbnew]
|
|
version=1
|
|
PageLayoutDescrFile=
|
|
LastNetListRead=stm32.net
|
|
CopperLayerCount=2
|
|
BoardThickness=1.6
|
|
AllowMicroVias=0
|
|
AllowBlindVias=0
|
|
RequireCourtyardDefinitions=0
|
|
ProhibitOverlappingCourtyards=1
|
|
MinTrackWidth=0.2
|
|
MinViaDiameter=0.7999999999999999
|
|
MinViaDrill=0.6
|
|
MinMicroViaDiameter=0.2
|
|
MinMicroViaDrill=0.09999999999999999
|
|
MinHoleToHole=0.25
|
|
TrackWidth1=0.2
|
|
TrackWidth2=0.2
|
|
TrackWidth3=0.3
|
|
TrackWidth4=0.5
|
|
TrackWidth5=1
|
|
TrackWidth6=2
|
|
ViaDiameter1=0.8
|
|
ViaDrill1=0.6
|
|
ViaDiameter2=1.5
|
|
ViaDrill2=0.8
|
|
ViaDiameter3=2
|
|
ViaDrill3=0.8
|
|
ViaDiameter4=3
|
|
ViaDrill4=1.5
|
|
dPairWidth1=0.2
|
|
dPairGap1=0.25
|
|
dPairViaGap1=0.25
|
|
SilkLineWidth=0.15
|
|
SilkTextSizeV=1
|
|
SilkTextSizeH=1
|
|
SilkTextSizeThickness=0.15
|
|
SilkTextItalic=0
|
|
SilkTextUpright=1
|
|
CopperLineWidth=0.2
|
|
CopperTextSizeV=1.5
|
|
CopperTextSizeH=1.5
|
|
CopperTextThickness=0.3
|
|
CopperTextItalic=0
|
|
CopperTextUpright=1
|
|
EdgeCutLineWidth=0.15
|
|
CourtyardLineWidth=0.05
|
|
OthersLineWidth=0.15
|
|
OthersTextSizeV=1
|
|
OthersTextSizeH=1
|
|
OthersTextSizeThickness=0.15
|
|
OthersTextItalic=0
|
|
OthersTextUpright=1
|
|
SolderMaskClearance=0.2
|
|
SolderMaskMinWidth=0
|
|
SolderPasteClearance=0
|
|
SolderPasteRatio=0
|
|
[pcbnew/Netclasses]
|
|
[pcbnew/Netclasses/1]
|
|
Name=0.5
|
|
Clearance=0.3
|
|
TrackWidth=0.5
|
|
ViaDiameter=0.8
|
|
ViaDrill=0.6
|
|
uViaDiameter=0.3
|
|
uViaDrill=0.1
|
|
dPairWidth=0.2
|
|
dPairGap=0.25
|
|
dPairViaGap=0.25
|
|
[pcbnew/Netclasses/2]
|
|
Name=1
|
|
Clearance=0.5
|
|
TrackWidth=1
|
|
ViaDiameter=1.5
|
|
ViaDrill=0.8
|
|
uViaDiameter=0.3
|
|
uViaDrill=0.1
|
|
dPairWidth=0.2
|
|
dPairGap=0.25
|
|
dPairViaGap=0.25
|