eddy/tsys01
1
0
Fork 0
mirror of https://github.com/eddyem/tsys01.git synced 2026-03-20 16:50:57 +03:00
Code Issues Packages Projects Releases Wiki Activity

Add scan mode & fix reaction on error readings

Browse Source
This commit is contained in:
eddyem
2018-06-14 16:37:57 +03:00
parent 5e73de26a5
commit ea8d6b4f1b
7 changed files with 60 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
STM32/TSYS_controller/2DO
View File

@@ -1,5 +1,4 @@
- CAN bus: PB8 (Rx), PB9 (Tx)
- USB bus: PA11 (DM), PA12 (DP)
- ADC inputs: PA0 (V12/4.93), PA1 (V5/2), PA3 (I12 - 1V/A), PA6 (V3.3/2)
- controller CAN address: PA13..PA15 (0..2 bits); 0 - master, other address - slave