eddy/stm32samples
1
0
Fork 0
mirror of https://github.com/eddyem/stm32samples.git synced 2025-12-06 18:55:13 +03:00
Code Issues Packages Projects Releases Wiki Activity
stm32samples/deprecated/F1/1_wire
History
Edward Emelianov ec4d565a0e fixed trouble with sybolic links
2022-03-16 22:21:03 +03:00
..
ld
restructuring
2022-03-10 11:04:14 +03:00
cdcacm.c
restructuring
2022-03-10 11:04:14 +03:00
cdcacm.h
restructuring
2022-03-10 11:04:14 +03:00
hardware_ini.c
restructuring
2022-03-10 11:04:14 +03:00
hardware_ini.h
restructuring
2022-03-10 11:04:14 +03:00
main.c
restructuring
2022-03-10 11:04:14 +03:00
main.h
restructuring
2022-03-10 11:04:14 +03:00
Makefile
restructuring
2022-03-10 11:04:14 +03:00
onewire.bin
fixed trouble with sybolic links
2022-03-16 22:21:03 +03:00
onewire.c
restructuring
2022-03-10 11:04:14 +03:00
onewire.h
restructuring
2022-03-10 11:04:14 +03:00
README
restructuring
2022-03-10 11:04:14 +03:00
sync.c
restructuring
2022-03-10 11:04:14 +03:00
sync.h
restructuring
2022-03-10 11:04:14 +03:00
user_proto.c
restructuring
2022-03-10 11:04:14 +03:00
user_proto.h
restructuring
2022-03-10 11:04:14 +03:00

README 

My approach to semi-hardware 1-wire realisation based on DMA+TIM2

written for chinese devboard based on STM32F103RBT6

Press H for help

// Still some troubles left: for example, can't read ROM; also the code isn't fully done yet