mirror of
https://github.com/eddyem/stm32samples.git
synced 2025-12-06 10:45:11 +03:00
77 lines
3.1 KiB
C
77 lines
3.1 KiB
C
/*
|
|
* geany_encoding=koi8-r
|
|
* hardware.c - hardware-dependent macros & functions
|
|
*
|
|
* Copyright 2018 Edward V. Emelianov <eddy@sao.ru, edward.emelianoff@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*
|
|
*/
|
|
|
|
#include "adc.h"
|
|
#include "hardware.h"
|
|
#include "usart.h"
|
|
|
|
static inline void gpio_setup(){
|
|
// Enable clocks to the GPIO subsystems (PB for ADC), turn on AFIO clocking to disable SWD/JTAG
|
|
RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN;
|
|
// turn off SWJ/JTAG
|
|
AFIO->MAPR = AFIO_MAPR_SWJ_CFG_DISABLE;
|
|
// turn off USB pullup
|
|
GPIOA->ODR = (1<<13)|(1<<14)|(1<<15); // turn off usb pullup & turn on pullups for buttons
|
|
// Set leds (PA0/PA4) as opendrain output
|
|
GPIOA->CRL = CRL(0, CNF_ODOUTPUT|MODE_SLOW) | CRL(4, CNF_ODOUTPUT|MODE_SLOW);
|
|
// Set buttons (PA14/15) as inputs with weak pullups, USB pullup (PA13) - opendrain output
|
|
GPIOA->CRH = CRH(13, CNF_ODOUTPUT|MODE_SLOW) | CRH(14, CNF_PUDINPUT|MODE_INPUT)
|
|
| CRH(15, CNF_PUDINPUT|MODE_INPUT);
|
|
}
|
|
|
|
static inline void adc_setup(){
|
|
GPIOB->CRL |= CRL(0, CNF_ANALOG|MODE_INPUT);
|
|
uint16_t ctr = 0; // 0xfff0 - more than 1.3ms
|
|
// Enable clocking
|
|
RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
|
|
RCC->CFGR &= ~(RCC_CFGR_ADCPRE);
|
|
RCC->CFGR |= RCC_CFGR_ADCPRE_1;
|
|
// sampling time - 239.5 cycles for channels 8, 16 and 17
|
|
ADC1->SMPR2 = ADC_SMPR2_SMP8;
|
|
ADC1->SMPR1 = ADC_SMPR1_SMP16 | ADC_SMPR1_SMP17;
|
|
// wake up ADC
|
|
ADC1->CR2 |= ADC_CR2_ADON;
|
|
// we have three conversions in group -> ADC1->SQR1[L] = 2, order: 8->16->17
|
|
ADC1->SQR3 = 8 | (16<<5)| (17<<10);
|
|
ADC1->SQR1 = ADC_SQR1_L_1;
|
|
// calibration
|
|
ADC1->CR2 |= ADC_CR2_CAL;
|
|
while((ADC1->CR2 & ADC_CR2_CAL) && ++ctr < 0xfff0);
|
|
// DMA configuration
|
|
RCC->AHBENR |= RCC_AHBENR_DMA1EN;
|
|
DMA1_Channel1->CPAR = (uint32_t) (&(ADC1->DR));
|
|
DMA1_Channel1->CMAR = (uint32_t)(ADC_array);
|
|
DMA1_Channel1->CNDTR = NUMBER_OF_ADC_CHANNELS * 9;
|
|
DMA1_Channel1->CCR |= DMA_CCR_MINC | DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0 | DMA_CCR_CIRC;
|
|
DMA1_Channel1->CCR |= DMA_CCR_EN;
|
|
// continuous mode & DMA; enable vref & Tsens; start
|
|
ADC1->CR2 |= ADC_CR2_CONT | ADC_CR2_DMA | ADC_CR2_TSVREFE | ADC_CR2_SWSTART;
|
|
// turn ON ADC
|
|
ADC1->CR2 |= ADC_CR2_ADON;
|
|
}
|
|
|
|
void hw_setup(){
|
|
gpio_setup();
|
|
adc_setup();
|
|
}
|