mirror of
https://github.com/eddyem/stm32samples.git
synced 2026-03-22 09:41:00 +03:00
32 lines
1.0 KiB
Plaintext
32 lines
1.0 KiB
Plaintext
Drill report for /home/eddy/Yandex.Disk/Projects/stm32samples/F0-nolib/3steppersLB/kicad/stm32.kicad_pcb
|
|
Created on Пн 09 авг 2021 17:28:16
|
|
|
|
Copper Layer Stackup:
|
|
=============================================================
|
|
L1 : F.Cu front
|
|
L2 : B.Cu back
|
|
|
|
|
|
Drill file 'stm32.drl' contains
|
|
plated through holes:
|
|
=============================================================
|
|
T1 0.400mm 0.0157" (68 holes)
|
|
T2 0.600mm 0.0236" (29 holes)
|
|
T3 0.750mm 0.0295" (50 holes)
|
|
T4 0.800mm 0.0315" (12 holes)
|
|
T5 0.920mm 0.0362" (4 holes)
|
|
T6 1.000mm 0.0394" (8 holes)
|
|
T7 1.100mm 0.0433" (5 holes)
|
|
T8 1.300mm 0.0512" (15 holes)
|
|
T9 2.330mm 0.0917" (2 holes)
|
|
T10 3.000mm 0.1181" (4 holes)
|
|
|
|
Total plated holes count 197
|
|
|
|
|
|
Not plated through holes are merged with plated holes
|
|
unplated through holes:
|
|
=============================================================
|
|
|
|
Total unplated holes count 0
|