mirror of
https://github.com/eddyem/stm32samples.git
synced 2025-12-06 10:45:11 +03:00
73 lines
2.8 KiB
C
73 lines
2.8 KiB
C
/*
|
|
* geany_encoding=koi8-r
|
|
* hardware.c - hardware-dependent macros & functions
|
|
*
|
|
* Copyright 2018 Edward V. Emelianov <eddy@sao.ru, edward.emelianoff@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*
|
|
*/
|
|
|
|
#include "hardware.h"
|
|
#include "usart.h"
|
|
|
|
void gpio_setup(void){
|
|
// here we turn on clocking for all periph.
|
|
RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_DMAEN;
|
|
// Set LEDS (PC13/14) as output
|
|
GPIOC->MODER = (GPIOC->MODER & ~(GPIO_MODER_MODER13 | GPIO_MODER_MODER14)
|
|
) |
|
|
GPIO_MODER_MODER13_O | GPIO_MODER_MODER14_O;
|
|
// PB14(0), PB15(1), PA8(2) - CAN address, pullup inputs
|
|
GPIOA->PUPDR = (GPIOA->PUPDR & ~(GPIO_PUPDR_PUPDR8)
|
|
) |
|
|
GPIO_PUPDR_PUPDR8_0;
|
|
GPIOB->PUPDR = (GPIOB->PUPDR & ~(GPIO_PUPDR_PUPDR14 | GPIO_PUPDR_PUPDR15)
|
|
) |
|
|
GPIO_PUPDR_PUPDR14_0 | GPIO_PUPDR_PUPDR15_0;
|
|
pin_set(LED0_port, LED0_pin); // clear LEDs
|
|
pin_set(LED1_port, LED1_pin);
|
|
}
|
|
|
|
void iwdg_setup(){
|
|
uint32_t tmout = 16000000;
|
|
/* Enable the peripheral clock RTC */
|
|
/* (1) Enable the LSI (40kHz) */
|
|
/* (2) Wait while it is not ready */
|
|
RCC->CSR |= RCC_CSR_LSION; /* (1) */
|
|
while((RCC->CSR & RCC_CSR_LSIRDY) != RCC_CSR_LSIRDY){if(--tmout == 0) break;} /* (2) */
|
|
/* Configure IWDG */
|
|
/* (1) Activate IWDG (not needed if done in option bytes) */
|
|
/* (2) Enable write access to IWDG registers */
|
|
/* (3) Set prescaler by 64 (1.6ms for each tick) */
|
|
/* (4) Set reload value to have a rollover each 2s */
|
|
/* (5) Check if flags are reset */
|
|
/* (6) Refresh counter */
|
|
IWDG->KR = IWDG_START; /* (1) */
|
|
IWDG->KR = IWDG_WRITE_ACCESS; /* (2) */
|
|
IWDG->PR = IWDG_PR_PR_1; /* (3) */
|
|
IWDG->RLR = 1250; /* (4) */
|
|
tmout = 16000000;
|
|
while(IWDG->SR){if(--tmout == 0) break;} /* (5) */
|
|
IWDG->KR = IWDG_REFRESH; /* (6) */
|
|
}
|
|
|
|
// pause in milliseconds for some purposes
|
|
void pause_ms(uint32_t pause){
|
|
uint32_t Tnxt = Tms + pause;
|
|
while(Tms < Tnxt) nop();
|
|
}
|