|
|
f58d4d63fd
|
fixed bug with CRC for SSII
|
2025-06-03 17:34:14 +03:00 |
|
|
|
7f44a60965
|
fix code for new PCB
|
2025-06-02 17:03:42 +03:00 |
|
|
|
f46185feaf
|
encoders works fine
|
2025-04-04 11:56:37 +03:00 |
|
|
|
faeac98318
|
Working (but still dev-mode; need some more different configurators)
|
2025-04-02 18:26:02 +03:00 |
|
|
|
e5b3edeffa
|
remove usart1 as it used common DMA with SPI2rx
|
2025-03-27 17:49:46 +03:00 |
|
|
|
33497f79b5
|
SPI1/2 works
|
2025-03-26 17:56:34 +03:00 |
|
|
|
c4529a8447
|
preparing code base
|
2025-03-25 17:59:27 +03:00 |
|
