mirror of
https://github.com/eddyem/stm32samples.git
synced 2026-02-28 11:54:30 +03:00
Add kicad schematic and PCB
This commit is contained in:
30
F1:F103/Hall_linear/kicad/gerbers/Hall-drl.rpt
Normal file
30
F1:F103/Hall_linear/kicad/gerbers/Hall-drl.rpt
Normal file
@@ -0,0 +1,30 @@
|
||||
Drill report for Hall.kicad_pcb
|
||||
Created on 2024-12-19T11:27:46+0300
|
||||
|
||||
Copper Layer Stackup:
|
||||
=============================================================
|
||||
L1 : F.Cu front
|
||||
L2 : B.Cu back
|
||||
|
||||
|
||||
Drill file 'Hall.drl' contains
|
||||
plated through holes:
|
||||
=============================================================
|
||||
T1 0.400mm 0.0157" (1 hole)
|
||||
T2 0.600mm 0.0236" (27 holes)
|
||||
T3 0.600mm 0.0236" (4 holes) (with 4 slots)
|
||||
T4 0.650mm 0.0256" (6 holes)
|
||||
T5 0.800mm 0.0315" (3 holes)
|
||||
T6 1.000mm 0.0394" (3 holes)
|
||||
T7 1.100mm 0.0433" (3 holes)
|
||||
|
||||
Total plated holes count 47
|
||||
|
||||
|
||||
Not plated through holes are merged with plated holes
|
||||
unplated through holes:
|
||||
=============================================================
|
||||
T8 0.650mm 0.0256" (2 holes)
|
||||
T9 3.200mm 0.1260" (3 holes)
|
||||
|
||||
Total unplated holes count 5
|
||||
Reference in New Issue
Block a user