eddy/stm32samples
1
0
Fork 0
mirror of https://github.com/eddyem/stm32samples.git synced 2026-02-28 11:54:30 +03:00
Code Issues Packages Projects Releases Wiki Activity

I can't understand this shit with UART!

Browse Source
This commit is contained in:
Edward Emelianov
2023-09-15 23:43:35 +03:00
parent 94f87db5c5
commit a8296717e1
8 changed files with 28 additions and 23 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
F0:F030,F042,F072/TSYS_controller/usart.h
View File

@@ -31,6 +31,9 @@
#define TIMEOUT_MS (1500)
#endif
// timeout for cycles
#define WAITFOR (72000000)
typedef enum{
ALL_OK,
LINE_BUSY,