eddy/stm32samples
1
0
Fork 0
mirror of https://github.com/eddyem/stm32samples.git synced 2026-02-28 11:54:30 +03:00
Code Issues Packages Projects Releases Wiki Activity

add usart over DMA Rx/Tx for G070

Browse Source
This commit is contained in:
Edward Emelianov
2023-01-07 14:11:19 +03:00
parent 17c4367b9c
commit 8d0a16612d
17 changed files with 723 additions and 87 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
G0:G070/inc/Fx/stm32g0.h
View File

@@ -81,7 +81,8 @@ TRUE_INLINE void StartHSEHSI(int isHSE){
| RCC_PLLCFGR_PLLSRC_HSE;
}else{ // 64MHz from HSI16
RCC->PLLCFGR = (8<<8) | (1<<4)
| RCC_PLLCFGR_PLLREN | RCC_PLLCFGR_PLLPEN /* | RCC_PLLCFGR_PLLQEN */
// enable P and/or Q if need
| RCC_PLLCFGR_PLLREN /* | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN */
| RCC_PLLCFGR_PLLSRC_HSI;
}
RCC->CR |= RCC_CR_PLLON;

9
G0:G070/inc/Fx/vector.h
View File

@@ -33,13 +33,6 @@ void WEAK sv_call_handler(void);
void WEAK pend_sv_handler(void);
void WEAK sys_tick_handler(void);
#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)
void WEAK mem_manage_handler(void);
void WEAK bus_fault_handler(void);
void WEAK usage_fault_handler(void);
void WEAK debug_monitor_handler(void);
#endif
#if defined STM32G0
void WEAK wwdg_isr(void);
void WEAK rtc_isr(void);
@@ -67,7 +60,7 @@ void WEAK spi1_isr(void);
void WEAK spi2_3_isr(void);
void WEAK usart1_isr(void);
void WEAK usart2_isr(void);
void WEAK usart3_6_isr(void);
void WEAK usart3_4_isr(void);
void WEAK cec_can_isr(void);
void WEAK usb_isr(void);
#else