eddy/stm32samples
1
0
Fork 0
mirror of https://github.com/eddyem/stm32samples.git synced 2026-02-28 11:54:30 +03:00
Code Issues Packages Projects Releases Wiki Activity

restructuring

Browse Source
This commit is contained in:
Edward Emelianov
2022-03-10 11:04:14 +03:00
parent 29560b7c0c
commit 733dbd75d2
1758 changed files with 14 additions and 26855 deletions
Download Patch File Download Diff File Expand all files Collapse all files

71
F1:F103/RGB_LED_Screen/adcrandom.c Normal file
View File

@@ -0,0 +1,71 @@
/*
* This file is part of the LED_screen project.
* Copyright 2021 Edward V. Emelianov <edward.emelianoff@gmail.com>.
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
// random numbers generator based on ADC values of Tsens and Vref
#include "adcrandom.h"
#define ADC_CHANNELS_NO (2)
// 16-Tsens, 17-Vref
static uint8_t const ADCchno[ADC_CHANNELS_NO] = {16, 17};
uint16_t getADCval(uint8_t ch){
if(ch >= ADC_CHANNELS_NO) return 0;
ADC1->SQR3 = ADCchno[ch];
ADC1->SR = 0;
// turn ON ADC
ADC1->CR2 |= ADC_CR2_ADON;
while(!(ADC1->SR & ADC_SR_EOC)); // wait end of conversion
return ADC1->DR;
}
uint32_t getRand(){
uint32_t r = 0;
for(int i = 0; i < 16; ++i){
r <<= 1;
r |= (getADCval(0) & 1);
r <<= 1;
r |= (getADCval(1) & 1);
}
r ^= r << 13;
r ^= r >> 17;
r ^= r << 5;
return r;
}
void adc_setup(){
//GPIOC->CRL |= CRL(0, CNF_ANALOG|MODE_INPUT);
uint32_t ctr = 0;
// Enable clocking
RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
RCC->CFGR &= ~(RCC_CFGR_ADCPRE);
RCC->CFGR |= RCC_CFGR_ADCPRE_DIV2; // ADC clock = RCC / 2
// sampling time - 1.5 cycles for all chanels
//ADC1->SMPR1 = ADC_SMPR1_SMP10_0 | ADC_SMPR1_SMP16_0 | ADC_SMPR1_SMP17_0;//channels 10, 16 and 17
// single mode, enable vref & Tsens; wake up ADC
ADC1->CR2 |= ADC_CR2_TSVREFE | ADC_CR2_ADON;
// wait for Tstab - at least 1us
while(++ctr < 0xff) nop();
// calibration
ADC1->CR2 |= ADC_CR2_RSTCAL;
ctr = 0; while((ADC1->CR2 & ADC_CR2_RSTCAL) && ++ctr < 0xfffff);
ADC1->CR2 |= ADC_CR2_CAL;
ctr = 0; while((ADC1->CR2 & ADC_CR2_CAL) && ++ctr < 0xfffff);
}